

NAME



Exam File Provided By  
The UofS IEEE Student Branch

ieee.usask.ca

## EE431 Quiz No. 2: micropro

Date: Tuesday, November 20, 2001

Time = 2.5 hours

Written material of any sort and computer disks allowed

1. Generate a schematic diagram for the Verilog descriptions given below.  
For the flip/flops in your schematic, use a D type with clock enable, asynchronous set and asynchronous clear.


- (1) (a) module circuit\_1 (clk, a, b, c, d)  
input clk, a;  
output b, c, d;  
reg b, c, d;  
always @ (posedge clk)  
begin  
b = a;  
c = b;  
end  
always @ (posedge clk)  
d = c;
- (1) (b) module circuit\_2 (clk, a, b, c, d)  
input clk, a;  
output b, c, d;  
reg b, c, d;  
always @ (posedge clk)  
begin  
b <= a;  
c <= b;  
end  
always @ (posedge clk)  
d <= c;
- (1) (c) module circuit\_3 (clk, a, b, c, d)  
input clk, a;  
output b, c, d;  
reg b, c, d;  
always @ (posedge clk)

15

```

begin
b = a;
c = b;
end
always @ (a or c or b)
if (b==c) d = a;
else d = ~a;

```



- (1) (d) module circuit\_4 (clk, a, b, c, d)
- ```

input clk, a;
output b, c, d;
reg b, c, d;
always @ (posedge clk)
begin
if (c==d) begin b = a; c = b; end
else begin b = c; c = d; end
end
always @ (posedge clk)
d = c;

```

2. Consider the structural description below

```

module circuit_5(clk, a, b, c, d)
input clk, a;
output b, c, d;
DFFE flop_1 (.clk(clk), .d(~b), .PRN(a), .Q(b));
DFFE flop_2 (.clk(clk), .d(~c), .ENA(b), .Q(c));
assign d = a | c;
endmodule

```

DESCRIPTION OF CONNECTION LIST FOR D FLOP

```

DFFE instance_name (
.D(d),           // the d input
.CLK(clk),       // the clock, positive edge trigger
.ENA(enable),    // if used, D goes to Q on clock edge when
                  // ENA is high otherwise Q does not change
.CLRN(clear_bar), // if used, clears Q when low
.PRN(set_bar),   // if used, sets Q when low

```

```

.Q(q)    // output
);

```

(2) (a) Write a behavioral description in Verilog of the circuit described above. For this description use only blocking equalities in the "always" constructs.

(2) (b) Write a behavioral description in Verilog of the circuit described above. For this description use only non-blocking equalities in the "always" constructs.

(15) 3. This is the Lab portion of the exam. You will be required to modify your microprocessor, instantiate it inside a verilog HDL (provided), simulate the resulting circuit and then report results at key times.

Revise you microprocessor as follows:

(a) Make the program counter, which is described in the program sequencer, an output of the microprocessor. Call that output pc.

(b) Facilitate a two bit input to the micro processor called 'jam\_address', i.e. 'jam\_address[1:0]'. This two bit input is to be connected inside the program sequencer to the next address logic block. The program sequencer (next address logic block) is to modified to behave as follows:

i. If jam\_address[1:0] == 2'b00, the program sequencer runs as it does now.

ii. If jam\_address[1:0] == 2'b01, the program sequencer ignores all other inputs and makes pm\_address = 8'b0000\_0000.

iii. If jam\_address[1:0] == 2'b10, the program sequencer ignores all other inputs and makes pm\_address = 8'b1000\_0000.

iv. If jam\_address[1:0] == 2'b11, the program sequencer ignores all other inputs and makes pm\_address = 8'b1100\_0000.

(c) Instantiate your micro inside the verilog HDL module called 'quiz\_1\_2001' (found in file G:

classes

ee431

quiz\_1\_2001.v) by modifying the example instantiation that is inside the module. A hex file containing the program your micro is to run is found in the same directory and has the name 'quiz\_1\_2001\_rom.hex'

- (d) Compile and test\_micro for a FLEX10K part, preferably a 20,000 gate part, i.e. a FELX10k20... Do whatever you have to do to get the program in the file 'quiz\_1\_2001\_rom.hex' into your program memory rom.
- (e) Module 'quiz\_1\_2001' has two 1 bit inputs called 'clk' and 'test\_control', a 4 bit input called 'input\_code' and two outputs. The outputs are 'timer', which is 8 bits and 'output\_code', which is 12 bits.

With the help of the waveform editor simulate the circuit. Set the end time of your simulation to 128 micro seconds (clock periods). Make input 'clk' a square clock with a period of 1 microsecond. The input 'input\_code' must be set to the value shown in the table on the next page. If you make input 'test\_control' 1'b1 for the entire 128 microsecond (and your micro is working properly) the 'output\_code' will have the values specified in the table.

\*\*\*\*\*  
To test your modifications  
\*\*\*\*\*  
if input 'input\_code' is set to the constant 4'H0  
and if test\_control is the constant 1'b1

| timer | output_code |
|-------|-------------|
| 8'H30 | 12'H206     |
| 8'H5B | 12'HA0A     |
| 8'H75 | 12'HD07     |

\*\*\*\*\*  
To get results for your exam  
\*\*\*\*\*  
Set 'test\_control' to the constant 1'b0, and  
  
set input\_code' to the constant 4'H5  
  
and report the value of 'output\_code' in hex

for the times listed below:

| timer | output_code     |
|-------|-----------------|
| 8'H30 | 12'H <u>751</u> |
| 8'H5B | 12'H <u>F50</u> |
| 8'H75 | 12'H <u>85F</u> |

